5152d0c9f7
Foundation for replacing fold's dead/abstract binary encoder with a real
SSA P-Code frontend. Verified root-cause gap: serializeBinaryIR() emits only
data-discovery nodes (sections/strings/imports/exports); the control-flow
BinaryExprKind values (BasicBlock/CallSite/...) are never constructed, so the
Z3-BB encoder's encodable filter is always empty and encodeBinaryBBs never
runs — hence 0 binary Z3 findings. The P-Code pipeline supersedes that path.
Phase 0 — docs/internal/ghidra-pcode-integration-research.md: P-Code opcode
core, the decompiler C++ embedding API (LoadImage/SleighArchitecture/Funcdata),
the CORE+DECCORE+SLEIGH source sets, no-bison finding, and pypcode as build
reference.
Phase 1 — vendored Ghidra decompiler at pinned commit (Ghidra_12.1_build,
7e89d94e34...) under third_party/ghidra-decompiler/ (cpp + AArch64 specs +
Apache-2.0 LICENSE + VENDOR.md + .gitignore for build artifacts). Validated by
hand on this clang-21/macOS toolchain:
- full SSA engine (CORE+DECCORE+SLEIGH, 80 files incl. heritage/funcdata/
action) compiles clean, -std=c++11 -O2, NO BFD, NO bison (generated
parsers are committed upstream; ruleparse isn't in the lib set);
- sleigh compiler builds; AArch64 .slaspec -> .sla compiles;
- tools/pcode_dump.cpp (custom LoadImage, no BFD) lifts the real arm64
sym._div_by_zero_direct to correct P-Code: `mov w9,#0 -> COPY(const 0)`,
`sdiv -> INT_SDIV(w8,w9)` — divisor zero-ness explicit in the data flow,
so the Phase-3 encoder proves div-by-zero trivially, multi-arch.
Not yet meson-wired (next step) and no fold-side IR/encoder yet (Phase 2-3);
this commit is the validated vendor + smoke tool.
Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
21 lines
1,001 B
XML
21 lines
1,001 B
XML
<?xml version="1.1" encoding="UTF-8"?>
|
|
<language_definitions>
|
|
<language processor="AARCH64"
|
|
endian="little"
|
|
size="64"
|
|
variant="AppleSilicon"
|
|
version="1.5"
|
|
slafile="AARCH64_AppleSilicon.sla"
|
|
processorspec="AARCH64.pspec"
|
|
manualindexfile="../manuals/AARCH64.idx"
|
|
id="AARCH64:LE:64:AppleSilicon">
|
|
<description>AppleSilicon ARM v8.5-A LE instructions, LE data, AMX extensions</description>
|
|
<compiler name="default" spec="AARCH64_apple.cspec" id="default"/>
|
|
<compiler name="Swift" spec="AARCH64_swift.cspec" id="swift"/>
|
|
<compiler name="golang" spec="AARCH64_golang.cspec" id="golang"/>
|
|
<external_name tool="gnu" name="aarch64"/>
|
|
<external_name tool="gnu" name="aarch64:ilp32"/>
|
|
<external_name tool="DWARF.register.mapping.file" name="AARCH64.dwarf"/>
|
|
<external_name tool="Golang.register.info.file" name="AARCH64_golang.register.info"/>
|
|
</language>
|
|
</language_definitions>
|